The interpretation of the cpu_intr_base member varies with the processor:
| Processor | Interpretation |
|---|---|
| x86 | The IDT (Interrupt Descriptor Table) entry, typically 0x30. |
| ARM | This value should be 0, since all ARM interrupts are handled via the IRQ exception. |