Designing High-Performance Network Elements Using Multiprocessing

Designers of wireless and wireline networking equipment are faced with the challenge of building systems that will scale over time, and not require costly upgrades after only a few short years in service. These new systems need to allow service providers to manage ever-growing network topologies while being able to handle the tremendous amounts of traffic generated by high-speed, content-rich services.

During this web seminar, R&D manager Thomas Fletcher from QNX Software Systems discusses how multiprocessing technology can help address scalability challenges within the control and data plane. He provides an overview of symmetric multiprocessing (SMP) and illustrate its performance benefits through real-world examples and benchmarks, such as packet forwarding and encryption applications. He also demonstrates how QNX´s multi-processing technology can enhance system behavior under maximum load, with minimal software changes.

Motorola´s Philip Williamson discusses SMP and RapidIO support across Motorola host processors and looks at the next-generation of hardware scalability: PowerQUICC3.

Click to register